

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

APPLICANT:	Y. Kubota et al.	CONF. NO.:	7275
U.S. SERIAL NO.:	09/775,167	EXAMINER:	S. Kumar
FILED:	February 1, 2001	GROUP:	2629
FOR:	SHIFT REGISTER CIRCUIT CAPABLE OF REDUCING CONSUMPTION OF POWER WITH REDUCED CAPACITIVE LOAD OF CLOCK SIGNAL LINE AND IMAGE DISPLAY DEVICE INCLUDING IT		

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**REMARKS: PRE-APPEAL BRIEF REQUEST FOR REVIEW**

The following remarks support Applicants' "Pre-Appeal Brief Request for Review" filed herewith in the above-referenced application. These remarks constitute no more than five pages, and are being filed with a Notice of Appeal, thereby satisfying the requirements.

Claims 1-5, 14, and 25 were rejected under 35 USC 103(a) as being unpatentable over U.S. Patent 5,289,518 to Nakao in view of "Applicant's Admitted Prior Art (AAPA)." The remaining claims were rejected over prior art including the Nakao reference and AAPA. These rejections are respectfully traversed.

Applicants respectfully request review of the Final Office Action in the above-referenced application. No amendments are being filed with this request.

Applicants are filing the "Pre-Appeal Brief Request for Review" based on the following clear errors and/or omissions in the Final Office Action mailed on September 21, 2007.

Clear Error and/or Omission in the Final Office Action:

The Examiner has made a clear error and/or omission at least because the proposed combination of Nakao in view of "AAPA" does not teach or suggest a shift register circuit in which an input control signal of a transfer gate of a corresponding register block is brought into an ON-state **only** in a specified period when an output of the corresponding flip-flop **changes**, as recited in independent claims 1 and 25.

On pages 8-9 of the Final Office Action, the Examiner cited the following passage on page 7, lines 6-8 of the specification, which states: "only when the output of the flip-flop of each stage of the shift register circuit is significant (in an active state), a clock signal is inputted to the flip-flop."

Regarding the above passage of the Applicants' specification, the Examiner alleged: "thus when the output is not significant then it is not in the ON state, therefore teaching where the register block is brought into an ON state when the flip flop changes."

However, independent claims 1 and 25 require that an input control signal is brought into an ON-state **only** in a specified period during which an output of a flip-flop **changes**.

The above-cited passage of the specification (page 7, lines 6-8) refers to a prior art shift register circuit depicted in FIG. 39, where signal waveforms are shown in FIGS. 40A-40J and FIGS. 41A-41J. In particular, FIGS. 41A-41J were cited on page 3, lines 1-2 of the Final Office Action.

For example, referring to FIGS. 41C and 41D, the signal OUT1 represents an output signal, and the signal CTL1 represents a control signal (see specification at page 8, lines 3-9). It is apparent from FIGS. 41C and 41D of the application that the control signal CTL1 is **not**

"brought into an ON-state **only** in a specified period during which an output [OUT1] of the flip-flop of the corresponding register block **changes**" (emphasis added), as recited in independent claim 1 (*see also* claim 25).

Instead, as shown in FIGS. 41C and 41D, the control signal CTL1 remains in an ON-state during the entire period in which the output OUT1 of the flip-flop is active, and thus is not limited to the time period in which the output of the flip-flop changes, as required in independent claims 1 and 25.

Applicants submit that all of the claims under final rejection are in condition for allowance and should be allowed, and that the Final Office Action should be withdrawn.

Respectfully submitted,

/Steven M. Jensen/

---

Steven M. Jensen  
(Reg. No. 42,693)  
Edwards Angell Palmer & Dodge  
P.O. Box 55874  
Boston, MA 02205

Date: March 20, 2008

Phone: (617) 517-5531

Customer No. 21874